Abstract-An internally compensated monolithic operational amplifier, fabricated using only junction-isolated bipolar processing, slews in excess of 500 V/Ws, and settles to within 0.1 percent in 200 ns as a pulse inverter. Performance in the noninverting mode is only slightly degraded in comparison with the inverting mode. In addition, the following performance levels have been achieved: 50-MHz unity-gain bandwidth with 96-dB open-loop gain, 30-mW quiescent power at +,J V, *50-mA output current capability, and output voltage to within 0.5 V of either supply.
In order to achieve the above performance, the following innovations were %ade: 1) a process for junction-isolated compatible complementary p-n-p transistors with low collector series resistance, 2) a high-speed class-B output. stage, 3) push-pull middle stages, 4) driven internal reference voltages locked to the noninverting input, and 5) very small voltage drops across large internal shaping capacitors which permit use of high-capacitance @nctions. Manuscript received May 29, 1974; revised August 14, 1974 . This paper was presented at the International Solid-State Circuits Conference, Philadelphia, Pa., February 1974. P. C. Davis and S. F. Moyer are with Bell Laboratories, Reading, Pa. 19604. V. R. Saari is with Bell Laboratories, Holmdel, N.J. 07733.
I. INTRODUCTION
T HIS PAPER deals with an internally compensated monolithic op amp believed to be the fastest so far achieved using only junction-isolated bipolar processing. As a unity gain pulse inverter or summing amplifier, it slews in excess of 500 V/,Ws and settles to within 0.1 percent in 200 ns. Compared with previous discrete component or hybrid circuit approaches, this circuit offers a low cost path to precision, high-speed differential amplification. Excellent speed is maintained for output swings to within a few tenths of a volt of the supplies and up to *5O mA. The amplifier maintains a bandwidth of 25 MHz when the supply voltages are reduced %0~3 V, which corresponds to 30 mW of quiescent power dissipation.
Designed especially for use in fast coding circuits as a summing amplifier with diode-coupled feedback networks, the amplifier has a common-emitter output configuration.
While it is intended for application at low impedance levels ( 100-300 Q), high impedance load and The device contains compatible complementary p-n-p transistors similar to those described earlier and summarized in the Appendix. These p-n-p's made possible the achievement of the combination of desirable features reported in this paper.
II. CIRCUIT DESCRIPTION
The greatly simplified schematic diagram of the circuit, Fig. 1 , reveals several principal features of the design. One feature is that at high frequencies the amplifier reduces to a common-emitter stage preceded by a common-base stage, making good stability margins relatively easy to achieve. This bypassing of low-bias devices and unnecessary contributors to excess phase is done by the feedforward capacitor Cl [1], [2] . The common-base stage provides a low impedance input node which, besides contributing to the voltage gain of the output stage, prevents excessive positive feedback through Cl.
The full line-up of stages is as follows: a differential pair working into an active load is followed by a common-base stage, then a complementary compound emitter follower, and finally the output section. The 6 rst common-base stage provides a large voltage gain and the emitter follower gives current gain. The forward biased diode to the left of Cz provides collector-to-base bias voltage for the common-base stage. Another feature is that the reference voltages of the middle stages are driven to follow the noninverting input VIN+. (An emitter follower at the bottom of Fig. 1 is shown connected to the common-base transistors. ) This permits the use of very low collector-to-base voltages in most of the signal-handling stages, greatly easing the level shifting problem while maintaining large common-mode input capability. The voltages between nodes that are to be interconnected by capacitors are kept so low by this technique and by the use of the complementary p-n-p's that emitter junction capacitance can be used almost exclusively. A total of approximately 400 pF has been included on the chip to make it in-S41 ternally compensated while maintaining a die size of only 5.38 mm2.
In the actual circuit, all of the amplifier stages except the input differential pair and active load become push-pull networks. This is true also of the reference-driving emitter follower. Thus large slewing and output range capability are achieved simultaneously with low quiescent power dissipation. The ability to operate with relatively low currents also has a favorable effect on noise and dc input characteristics. Table I lists typical performance characteristics of the amplifier.
Biasing Scheme
In Fig. 2 , the overall biasing scheme of the amplifier is shown. A set of positive and negative current sources based on the application of one net diode drop of voltage across emitter-branch resistors generate bias currents which are substantially independent of the supply voltages. Resistor R. is made small enough to absorb somewhat more than all of the base currents of these current-source transistors at the lowest supply voltage difference. One pair of these sources drives current through the chain of four diodes. The voltages on Fig. 3 . Output section this emitter-follower-driven chain serve as the internal references that must track VIN+,the noninverting input. The emitter-follower transistors serve as two of the diodes in the four-diode chain, besides providing isolation at the input. Fig. 3 shows the push-pull output section of the amplifier. The chain of biasing diodes just discussed is shown at the left. The bias currents in the output section are locked to the geometric mean of the diode-chain currents by V~~voltage versus current-density relationships. Notice that there are three diode chains in parallel, each containing two n-p-n and two p-n-p emitter j unctions. ('The diode order is properly chosen; thus the virtual VIN+ node can be grounded for better phase margins in inverting-mode operation. ) The approximate nominal ratios of current in several branches are indicated. Notice that the scheme is to obtain cancellation of most of the branch currents which touch upon the bases of the output transistors, leaving only sufficient net base current to keep the crossover emitter current of the push-pull output pair of the same order as the basic diode-chain current. Variation in crossover current caused by processing variations is sufficiently reduced by reducing the signal gain in the very narrow crossover region of the output range. The diode-resistor networks shown across the emitter junctions of the output transistors provide the needed gain reduction in the crossover region. Thus, a low input impedance and low crossover distortion are achieved in the output section along with good control of power dissipation. Fig. 4 . Since the output can move 5 V in 10 ns, this slowest significant transient term decays to e-' = 0.0013. times its maximum value in about 300 ns. The maximum value (amplitude) of that term is much less than the signal step size.
Output Section

Shaping Consideratwns
In order to prevent undue modulation of the frequency of the transmission zero by the signal, R of Fig. 4 has been replaced by a "T" network. The actual compound emitter follower stage is push-pull, as is shown in Fig. 5 .
Each vertical segment of the T has been made almost equal in value to the quiescent resistance of the emitter to which it connects. Thus the effective value of R is about the same at the center of the signal range (where there are two similar paths in parallel) as at either extreme of the range.
Active Load and Common Base Stage
Referring to Fig. 6 , the collector signal currents of the active load formed by Q3 and Q1 augment the output currents of the input differential pair. Transistors Q5-Q8, form the balanced push-pull common-base stage that follows the input stage. The circuit becomes unbalanced (but remains push-pull) after this stage. If the bias currents in QS-QS, are set equal to the bias currents in Qs and Ql, the gain contribution of the active load is 6 dB. The uniform bias current in the firstmentioned group of transistors is determined by the current in the diode chain. The bases are coupled to the diode chain by means of resistors whose values are chosen to give-the desired current ratio, Observing the signal-current phase arrows, we see that the emitter junctions are placed in series pairs between the collector voltages of Q1 and Qz. Thus when the emitter resistances of all these transistors are the same, equal signal currents will flow in Qs, Q5, and Q6. Therefore, & and Q3 must contribute the same amount of output, meaning that the active load provides 6 dB of gain. The inequality shown implies that the active load gain must not be allowed to become uncontrollably large. The forward biased diodes at the right in Fig. 6 provide collector-to-emitter voltage for Q5 and Q6, and the capacitor preserves this margin against saturation under transient conditions.
Undershoot Reducer
The thin-lined portions of Fig. 7 represent networks that have already been discussed. The arrows again indicate signal current phase relationships. The part shown in bold lines is a circuit we have termed the undershoot reducer. There is a tendency for the largesignal step response of the amplifier to undershoot the final value due to charge accumulated on the feedforward capacitor Cl which is on the chip and thus limited in value. The undershoot reducer circuit (previously called . range extender) raises the initial limits on the current available to erase the error charge on Cl after the greater part of an output swing has occurred. This speeds the settling, or, in other words, extends the range of step sizes which can be handled with a given settling speed. Only that part of the limited current that exceeds an amount roughly equal to Vo//3R~is available to discharge Cl. The dc gain through the undershoot reducer path is much lower than that through the compound emitter follower so that the reducer circuitry does not contribute significantly to the input noise and offset voltage of the amplifier. The presence of this additional path, of course, affects the values of Cl and Cz that are required to achieve smooth rolloff.
Slew Rate
An approximate consideration will now be undertaken of' how rapidly the output voltage of the amplifier connected as a unity-gain inverter can move toward its final value in response to a large negative input step. (The same results are implied for a large positive input step, and arguments about the large-signal response in the noninverting mode could proceed along similar lines. ) The only part of the circuit that actually "slews" in the sense that its output current becomes limited by the cutting off of a device is the input section, This part is bypassed by feedforward capacitor Cl, and thus a negative feedback loop is continuously maintained at high frequencies through Cl between the summing node and output node.
The solid arrows in Fig. 8 show the paths along which charges surge in response to a large negative input step. Assuming an input step of -2 V and the parameter values characteristic of the realized devices, the output voltage initially moves toward a value of 1.83 V rather than the true final value of 2 V. The null level of Cl current is crossed in about 10 ns. Most of the remaining 0,17 V distance of output settling ii covered ( Fig. 9 ) in about 40 ns as current from the input section slowly brings Cl to final equilibrium. This secondary action begins as a slewing, with the limited current coming primarily from the range extender circuit. The current builds up as the compound emitter follower comes into action.
The differential input voltage of the input section eventually reaches that neighborhood of zero for which this section is linear. From there on, the amplifier settles as a linear circuit, The error in the tail of the response diminishes in proportion to the function e-'"=, where r. is the linear time constant, at worst about 32 ns, associated with a doublet in the loop gain versus frequency characteristic of the amplifier. Fig. 10 shows that the amplifier output can move upward at a rate reaching 1100 V/ps and downward at 900 V/,ps with as much as 20 pF of load capacitance.
Conceptually Complete Circuit
The amplifier circuit is shown in conceptually complete form in Fig. 11 . Most, of the networks in it have already Fig. 10 . Rise and fall of 4-V output pulse been discussed. We see an RC network added across the input differential pair between points of nearly equal signal voltage for a worthwhile improvement in largesignal behavior. We also see that the current. source biasing the input differential pair is referenced to the driven diode-chain voltage, which reduces the Miller effect capacitance presented to the emitters of the input transistors. This is one of the reasons why the amplifier works so well in the noninverting mode.
CIRCUIT PERFORMANCE
Step Response in Inverting Mode Fig, 12 shows the step response of a unity-gain inverter using this device as well as the corresponding voltage waveform at the dummy summing node. I-Wote that the latter voltage has settled to within 1 mV of its initial value within 200 ns for an outpu~step of 2 V. This is the criterion for 0.1 percent settling under these operat- ing conditions. The small 20 MHz ring evident in the response is due to a complex doublet (pole-zero pair) introduced into the transfer characteristic through compromises made to facilitate the layout of the circuit. Also, the output spot noise level is raised at high frequencies by parasitic capacitance introduced at the summing node which increases the closed-loop gain seen by the noise sources. This results in an output noise level about twice what would be expected for 50 MHz bandwidth in the absence of this parasitic.
.Step Response in Noninverting Mode
The step response in the noninverting mode is shown in Fig. 13 along with The general structure, shown in Fig. 14, includes two n-type epitaxial layers on a p-type substrate. The n-p-n transistor has the same basic structure as in the standard junction-isolated bipolar technology. There is an n+ buried layer &nd an n+ plug from the surface to reduce the collector resistance. A p-type isolation ring from the surface to the high-resistivity p-type substrate isolates the n~p-n collector from the rest of the epitaxial layer, which is biased to the most positive potential of the circuit, and in which the circuit resistors are formed. Normally, these isolation rings are diffused down from the surface. In the new process, the p-type isolation rings are formed by crossing over diffusions (in the n-type epitaxial layers) from each interface. The p-n-p collectors are formed at the same time. If the entire p-collector was diffused from the surface, as was a logic-type device previously reported in this JOURNAL [5] the resulting surface breakdown voltage between collector and base of approximately 8 V would be too low for many linear circuit applications.
The p-n-p collector is isolated from the substrate by an n-type buried layer at the surface of the substrate. It is larger in area than the p-n-p collector, and thereby makes direct electrical contact to the epitaxial layer which is, in turn, tied to the most positive supply voltage. The bases and emitters of both kinds of transistors are diffused into their respective collector regions.
The electrical characteristics of the p-n-p's and n-p-n's on the same chip are shown in Table 11 .
[51 R. A. Stehlin and G. W. Niemann, "Complementary transistor-transistor logic (CTzL)-an approach to high-speed micropower logic," IEEE J. Solid-State Circuits, vol. SC-7, pp. 153-160, Apr. 1972 Abstracf-The effects of pole-zero pairs (doublets) on the frequency response and settling time of operational amplifiers are explored using analytical techniques and computer simulation. It is shown that doublets which produce only minor changes in circuit frequency response can produce major changes in settling time. The importance of doublet spacing and frequency are examined. It is shown that settling time always improves as doublet spacing is reduced whereas the effect of. doublet frequency is different for 0.1 and 0.01 percent error bands. Finally it is shown that simple analytical formulas can be used to estimate the influence of frequency doublets on amplifier settling time.
I. INTRODUCTION
I~M ANY applications of operational amplifiers, the settling time is an important parameter [1]. The settling time is the time taken for the output of the amplifier to settle to within 0.1 or 0.01 percent after the
